Synopsys and TSMC Deepen AI Chip Collaboration with Advanced IP and EDA Tools
Event summary
- Synopsys and TSMC expanded their collaboration to accelerate AI and high-performance computing designs across TSMC's advanced nodes, including 3nm and 2nm families.
- Key milestones include the silicon bring-up of M-PHY v6.0 IP on TSMC N2P and the tape-out of 64G UCIe IP.
- Synopsys' 3DIC Compiler platform enhances productivity for TSMC's CoWoS technology at 5.5x reticle interposer sizes.
- The partnership includes AI-powered digital, analog, and verification flows, as well as multiphysics design enablement for co-packaged optics.
The big picture
This collaboration underscores the critical role of advanced semiconductor design and manufacturing in powering AI innovation. By combining Synopsys' certified EDA solutions and IP portfolio with TSMC's cutting-edge process and packaging technologies, the partnership aims to push the boundaries of performance, integration, and energy efficiency in AI systems. The focus on multiphysics design and 3D multi-die architectures highlights the growing complexity and scale of AI hardware development.
What we're watching
- Technological Leadership
- How Synopsys and TSMC's collaboration will influence the development of next-generation AI systems and high-performance computing.
- Market Adoption
- The pace at which advanced IP and EDA tools will be adopted by other semiconductor manufacturers and AI hardware developers.
- Competitive Dynamics
- Whether this partnership will strengthen Synopsys' position against competitors in the EDA and semiconductor IP markets.
Related topics